Statistical Model for Logic Errors in CMOS Digital Circuits for Reliability-Driven Design Flow Research Authors M. Abbas, M. Ikeda and K. Asada Research Department Electrical Engineering Department Research Journal Proceedings of DDECS06, Czech Republic, Prague Research Member Mohammed Abbas Abdelrady Abdelhamed Research Year 2006
