An Efficient Technique for Generating Minimum Test sets for General Tree Logic Circuits