An Efficient Technique for Generating Minimum Test sets for General Tree Logic Circuits Research Authors S. A. Ali and A. Homaifar Research Department Electrical Engineering Department Research Journal International Journal of Electronics Research Member Samia Abd El-Fattah Ali Hassan Research Rank 1 Research Year 0
