A Partitioning Technique for Reducing the Computational Complexity of the Test generation and Probabilistic Detection of Faults in Combinational Circuits