A simple SC delay line using a three-phase clock is described. The new circuit uses a reduced number of op amps. A circuit for correcting the amplitude deviation arising from the sample-and-hold effect is used. Unlike previous circuits this circuit does not affect the group-delay of the delay line. An example for a 10 µs delay line in the frequency range 0 to 250 kHz is given.